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I. INTRODUCTION
A dual-SEPle (zeta) converter is the dual to the SEPle (single ended primary inductance converter) converter [1] . These topologies have found its application in various areas such as electronic ballasts, power factor correctors, battery chargers, etc.
[I] - [5] . Designing control circuits for SEPle converters is a challenge since their transfer functions are of fourth order [3] - [5] . However, by inspecting the operation of the dual-SEPle converter, state equations of order two were obtained, forming a motive to develop its small-signal model and hence derive the network functions.
The dual-SEPle dc-dc converter shown in Fig. I is con sidered in this paper. The main objectives of this paper are: (a) to develop the dc model using circuit averaging technique by averaging the steady-state switch current and diode voltage waveforms [6] - [8] , (b) to develop a small-signal linear model, (c) to derive the expressions for the open-loop small-signal power stage transfer functions, input and output impedances, (d) to validate the theoretical predictions through simulations, and (e) to justify how a circuit with four reactive components is described by second-order transfer functions. This paper is organized as follows. In Section II, the fun damental steady-state equations required for circuit averaging is presented. The dc, averaged model, the large-signal model, and the low-frequency small-signal linear equivalent model are developed in this Section. Using the small-signal model, the relevant transfer functions are derived in Section III. Section IV presents a design example of the dual-SEPle dc dc converter and the theoretical results are validated using 978-1-5090-3474-1/16/$31.00 ©2016 IEEE 3606 simulations. Finally, a few concluding remarks are presented in Section V.
II. MODEL DEVELOPMENT
A. Averaged Circuit Model 
where D is the duty cycle of the MOSFET. The expression for average current through the diode Do is
where D' = 1 -D. Therefore, from (I) and (2), the average
The averaged current and voltage in (3) and (7) 
where D, ID, Is, VD, and VI are the dc components, while d, id, is, V d, and Vi are the small-signal ac components. Thus, the expressions for the large-signal MOSFET current and the large-signal diode voltage are
and
During the diode conduction interval, the average diode current ID is equal to the average current through the inductor L 2 is h2 equal to the dc load current 10 [I], i.e.,
Similarly, the expression for average voltage across the diode
To T DT (5) and the average voltage across the MOSFET is
T Jo T Jo
Thus, from (5) and (6), we have
Equations (3) and (7) are the expressions for the averaged MOSFET current and diode voltage. The switching network can be replaced by controlled current and voltage sources [6] , [7] . Fig. 3 shows the averaged, dc equivalent model of the dual-SEPle converter with its MOSFET replaced by a current controlled current source and the diode by a voltage-controlled current source. The load resistance can be represented as a constant current sink with an average value 10.
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Using (3) and (7) in (10) and (II) yields
and (13) The principle of linearization can be applied to the expressions in (12) and (13), if and only if the following small-signality conditions are satisfied:
Thus, (12) and (13) A complete large-signal linearized model is shown in Fig. 4 , where the MOSFET is replaced by both dc and ac current sources, while the diode is replaced by the dc and ac voltage sources. The dc model can be obtained by removing all the ac components in Fig. 4 and was shown in Fig. 3 . Fig. 5 shows the small-signal linear model and is used to derive the expressions for the various power stage transfer functions of the dual-SEPIC converter in CCM.
III. SM ALL-SIGNAL TR ANSFER FUNCTIONS
The power stage transfer functions can be derived using the small-signal model shown in Fig. 5 . The main transfer functions required for the outer loop design are: (a) duty cycle to-output T p , (b) input-to-output Mv, (c) input impedance Z i, and output impedance Z Oo The impedances in the model can be lumped and expressed as follows:
The control transfer function can be determined by letting Vi and io to zero in the small-signal model shown in Fig. 5 . Using the voltage divider principle, we get
to yield the duty cycle-to-output voltage transfer function as where the gain at dc is
The remainder of the parameters in (28) have been determined in (23), (24), and (25).
C. Input Impedance
The equivalent model shown in Fig. 5 can be used to determine the expression for the input impedance of the dual SEPIC dc-dc converter. The small-signal perturbations d and io are reduced to zero. The current through the inductor L 2 is D
The input current ii is ii = �, i 1 2 = (�, r ZL :
to yield the expression for the input impedance as
where
The input resistance at dc is resistances of the filter capacitors C1 and C 2 , respectively, are rCl = rC 2 = 30 mO.
The magnitude and phase plots of the duty cycle-to-output voltage transfer function using (20) as a function of frequency are as given in Fig. 6 and Fig. 7 , respectively. A dc gain of T p o = 35.79 dB= 58.14 V/V was obtained and the undamped natural frequency was observed at fo = wo/27r = 4.5 kHz. The frequency of the left-half plane zero was fz = wz/27r = 530 kHz. The assumed value of rC 2 is very small yielding a high zero comer frequency. The damping coefficient calculated using (25) is � = 1.12 > 1. Therefore, the magnitude plot does not exhibit an overshoot at the natural frequency. The phase plot does not cross -180° and is a characteristic of the minimum-phase systems such most of the buck-derived dc dc converters. Therefore, establishing a control technique is relatively simple. The magnitude and the phase of input-to output voltage transfer function lvlv with respect to frequency as given in (28) are shown in Figs. 8 and 9 . The response characteristics of lvIv are similar to that of T p and differ only in the values of the dc gain. Fig. 10 and Fig. 11 show the magnitude and phase of the input impedance Zi as given in (34). At dc, the input resistance is governed by the load resistance as given in (36) and is equal to Ri O ;::: :: : 13.06 n. As the frequency increases, the input impedance increases, where the reactance of L 2 is significant. From the phase plot, one may observe that the phase is zero at dc and reaches 900 with increase in frequency showing the effect of the inductance L 2.
The magnitude and phase of the small-signal output impedance of the dual-SEPle dc-dc converter as provided in (38) are shown in Figs. 12 and 13. The value of the impedance at dc is Roo ;::: :: : 10 mn and agrees with (39). The output impedance increases with frequency and is inductive up to f a . Beyond f a , the output impedance decreases with increase in frequency and is capacitive.
B. Actual Circuit Simulations
The dual-SEPle dc-dc converter shown in From the circuit of dual-SEPle dc-dc converter shown in Fig. 1 , one may speculate that the circuit is of fourth order due to the presence of two pairs of inductors and capacitors. However, the transfer functions derived in Section III are of second order. Based on the circuit operation [1] , during the MOSFET ON interval, only one inductor and two series capacitors are present and the overall loop is of second order. Similarly, during MOSFET OFF interval, the loop presents two inductors and two capacitors both in series yielding second order state equations. Thus, the overall transfer function is that of the second order and the dominant effect is produced by the output stage comprising of the diode Do and the low-pass filter L 2, C 2, RL. It must be noted that the reduction in the order is not inherent in the SEPle converter and the transfer functions are of fourth order [3] . This paper has presented the derivation of a small-signal model of a dual-SEPIC dc-dc converter operating in con tinuous conduction mode. Using circuit averaging technique, the averaged and the large-signal models have also been developed. The following expressions have been derived: duty cycle-to-output voltage and input-to-output voltage trans fer function, input impedance, and output impedance. The parasitic resistances have also been included in the model development. A design example has been considered and the properties of these transfer functions have been analyzed. Switched-circuit simulations have been performed on Saber circuit simulator to validate the correctness of the theoretically obtained transfer functions. Good agreement between the theoretical and simulation results was observed.
A practical explanation on how a dual-SEPIC dc-dc con verter comprising of four reactive components yields second order transfer functions has been discussed. It must be noted that this phenomenon does not occur in conventional SEPIC converters or Cuk converters, where fourth-order transfer func tions are obtained. Therefore, designing closed-loop circuits for the dual-SEPIC converters is comparatively easier than those for the traditional SEPIC counterparts. 
